Introduction
Industrially viable metal gate / High-K solutions are urgently needed in order to assure the gate capacitor scaling in future CMOS technology nodes. Over the past years good progress has been made in both the material engineering and the integration of dual metal gate and High-K [1] [2] [3] [4] . However, the choice of a gate-first compatible p-like gate electrode is still a big issue and few papers report on well adjusted PMOS threshold voltages (VT) [5] [6] [7] . The alternative Totally Silicided gate approach -very appealing on SiON -requires a dual silicide process on High-K to meet the work function (WF) targets adding thus substantial integration complexity [8] [9] [10] [11] . A very pragmatic solution is the combination of a single Nlike metal gate with a buried channel by B counterdoping (C-Dope) in the PMOS as it has been proposed in ref. [12] on PDSOI in a high performance perspective. In this paper, we will show that this option is also applicable for bulk CMOS LP applications reporting on excellent device, circuit and reliability results obtained on 300mm.
Device Fabrication and Morphology
Devices are fabricated in a CMOS flow on <100> substrates with (001) channel orientation. For the gate stack, a layer of 20Å (25Å) Hf x Zr (1-x) O 2 has been deposited on a chemical oxide surface, capped by 10nm Ta x C and 100nm poly-Si. After gate patterning -the nominal gate length is 40nm -nitride offset spacers are formed. After the LDD implantation, spacer formation and S/D implantation, a spike anneal was performed (Fig. 1) . Devices have a tensile nitride contact etch stop layer. Fig. 2 shows the cross section of a 33nm-long device with a zoom on the gate stack. Fig. 3 shows the C-V curves of 100µm² devices. For the NMOS we find 14.6 (14.9) Å CET inv for Jg = 0.12 (0.07) A/cm² for the 20 (25) Å thin Hf x Zr (1-x) O 2 (Fig 4) . This corresponds to 9Å CETinv reduction compared to a state-of-the-art poly-Si/SiON 45nm LP technology at equal gate leakage [13] . PMOS devices have 2.5Å higher CET inv values due to the buried channel. Electron mobility is slightly better on the thinner oxide where the high effective field mobility is close to the universal curve (Fig. 5) . The B counter-doping lowers the long channel VT from initially 0.8V to 0.1V for the strongest C-Dope recipe enabling to match the PMOS VT perfectly to the NMOS VT of 0.45V, while the VT dispersion stays well controlled over a wide range (Fig. 6 to 8 ). Static performances are competitive with best values I on = 755(780) / 305(295) µA/µm for I off = 1nA/µm at V dd =1.1V for the 20Å (25Å) thin Hf x Zr (1-x) O 2 on nominal N/PMOS and outperform the results of the 45nm LP poly-Si/SiON platform in ref. [13] thanks to the aggressive CET inv scaling ( Fig. 9 and 10 ).
Gate Stack and Device Characteristics

SRAM Assessment and Reliability
For full assessment of our single metal Ta x C/Hf x Zr (1-x) O 2 approach, CMOS devices have been integrated into 0.499µm² SRAM cells (cf. (Fig. 15 ). Fig. 16 shows a comparison of the major device and SRAM characteristics with recent literature data. Our results are among the best SRAM data obtained with advanced gate stacks. The reliability of the Ta x C/Hf x Zr (1-x) O 2 stack is assessed via NBTI lifetime measurements and compared to TiN-gated references using the "on-the-fly-method" (∆VT max =50mV, T= 125°C) [14] . Fig. 17 shows that the use of the Ta x C gate electrode results in a significant lifetime increase. Moreover, the 10 year lifetime criterion is easily met for both oxide thicknesses at V g = 1.1V, targeted for LP applications. These results confirm the good BTI results of the Ta x C/Hf x Zr (1-x) O 2 stack reported in ref. [3] . TDDB measurements were carried out for both Ta x C /Hf x Zr (1-x) O 2 gate stacks using a 0.1% failure rate criterion on a 0.1cm² surface at 125°C. The extrapolation of the data points gives a maximum gate voltage corresponding to 10 years lifetime of 1.29V (1.06V) for the 25Å (20Å) thin Hf x Zr (1-x) O 2 indicating that the reliability requirements can be met (Fig. 18) .
Conclusion
In this paper, we have demonstrated the manufacturability of a costeffective single metal Ta x C on Hf x Zr (1-x) O 2 CMOS bulk approach for future LP applications. The use of a buried channel -engineered by B counterdoping -enables perfectly symmetric VTs down to 30nm gate length and very competitive device results. Device dispersion is well controlled leading to excellent 0.499µm² SRAM results with mean values of 203mV (358mV) SNM (WM) at V dd = 1.1V. The choice of Ta x C and Hf x Zr (1-x) O 2 for the gate stack is justified by very low VT mismatch values and good reliability behaviour making this approach a valid candidate for future LP applications. 
